**Project Comments**

1. The project has passed all three simulations, i.e. VCS, NCVerilog , and Iverilog
2. The Costas loop is synthesizable; however an error message is seen at match filter.
3. Due to shortage of time, we couldn’t work on the synthesis further.